
ADP5586 Data Sheet
Rev. 0 | Page 4 of 44
I
2
C TIMING SPECIFICATIONS
Table 2.
Parameter Description Min Max Unit
I
2
C TIMING SPECIFICATIONS
Delay from UVLO/RST Inactive to I
2
C Access
60 μs
f
SCL
SCL clock frequency 0 1000 kHz
t
HIGH
SCL high time 0.26 μs
t
LOW
SCL low time 0.5 μs
t
SU; DAT
Data setup time 50 ns
t
HD; DAT
Data hold time 0 μs
t
SU; STA
Setup time for repeated start 0.26 μs
t
HD; STA
Hold time for start/repeated start 0.26 μs
t
BUF
Bus free time for stop and start conditions 0.5 μs
t
SU; STO
Setup time for stop condition 0.26 μs
t
VD; DAT
Data valid time 0.45 μs
t
VD; ACK
Data valid acknowledge 0.45 μs
t
R
Rise time for SCL and SDA 120 ns
t
F
Fall time for SCL and SDA 120 ns
t
SP
Pulse width of suppressed spike 0 50 ns
C
B
1
Capacitive load for each bus line 550 pF
1
C
B
is the total capacitance of one bus line in picofarads (pF).
Timing Diagram
SDA
SCL
SDA
SCL
S
Sr PS
FIRST CLOCK CYCLE
NINTH CLOCK
NINTH CLOCK
1/
f
SCL
70%
30%
70%
30%
70%
30%
70%
30%
70%
30%
70%
30%
70%
30%
t
F
t
F
t
R
t
R
t
HIGH
t
VD; DAT
t
SU; DAT
t
SU; STA
t
HD; DAT
t
HD; STA
t
VD; ACK
t
SP
t
SU; STO
t
BUF
t
LOW
t
HD; STA
V
IL
= 0.3V × VDD
V
IH
= 0.7V × VDD
11148-002
Figure 2. I
2
C Interface Timing Diagram
Commentaires sur ces manuels